

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/083,261	02/25/2002	Joon-Hoo Choi	8071-12 (OPP 011059US)	7814	
7590 09/03/2004			EXAMINER		
Frank Chau, Esq. F. CHAU & ASSOCIATES, LLP			WANG, GEORGE Y		
Suite 501		ART UNIT	PAPER NUMBER		
1900 Hempstead Turnpike East Meadow, NY 11554			2871 DATE MAILED: 09/03/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applic	ation No.	Applicant(s)				
		10/083	3,261	CHOI ET AL.				
	Office Action Summary	Exami	ner	Art Unit				
			Y. Wang	2871				
Period fo	The MAILING DATE of this communica or Reply	tion appears on	the cover sheet with th	e correspondence a	ddress			
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICA nations of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this communical period for reply specified above is less than thirty (30) of period for reply is specified above, the maximum statutor to the reply within the set or extended period for reply will reply received by the Office later than three months after ed patent term adjustment. See 37 CFR 1.704(b).	ATION.  7 CFR 1.136(a). In no cation.  ays, a reply within the cry period will apply an , by statute, cause the	event, however, may a reply be statutory minimum of thirty (30) d will expire SIX (6) MONTHS fr application to become ABANDO	timely filed days will be considered time om the mailing date of this NED (35 U.S.C. § 133).	ely. communication.			
Status								
1)🖾	Responsive to communication(s) filed	on <i>25 June 200</i> 4	<b>4</b> .					
·	• • • • • • • • • • • • • • • • • • • •	☐ This action is						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	ion of Claims							
5)□ 6)⊠ 7)□	Claim(s) 1-5 and 7-40 is/are pending ir 4a) Of the above claim(s) 3-5 and 13-3.  Claim(s) is/are allowed.  Claim(s) 1,2,7-12 and 33-40 is/are rejection is/are objected to.  Claim(s) are subject to restriction	2 is/are withdrav	vn from consideration.					
Applicati	on Papers							
10)⊠	The specification is objected to by the E The drawing(s) filed on 25 February 20th Applicant may not request that any objected Replacement drawing sheet(s) including the The oath or declaration is objected to be	02 is/are: a)⊠ a on to the drawing(s e correction is req	s) be held in abeyance. Suired if the drawing(s) is	See 37 CFR 1.85(a). objected to. See 37 C	CFR 1.121(d).			
Priority ι	ınder 35 U.S.C. § 119							
a)[	Acknowledgment is made of a claim for  All b) Some * c) None of:  1. Certified copies of the priority do 2. Certified copies of the priority do 3. Copies of the certified copies of application from the International see the attached detailed Office action for	cuments have b cuments have b the priority docu l Bureau (PCT F	een received. een received in Applic ments have been rece Rule 17.2(a)).	ation No ived in this Nationa	l Stage			
Attachmen	t(s)							
	e of References Cited (PTO-892)		4) Interview Summa					
3) 🔲 Inforr	e of Draftsperson's Patent Drawing Review (PTO nation Disclosure Statement(s) (PTO-1449 or PTo r No(s)/Mail Date		Paper No(s)/Mail 5) Notice of Informa 6) Other:		O-152)			

Art Unit: 2871

## **DETAILED ACTION**

## Election/Restrictions

1. This application contains claims 3-5 and 13-32 drawn to an invention nonelected without traverse filed in June 25, 2004. A complete reply to the final rejection must include cancellation of nonelected claims or other appropriate action (37 CFR 1.144) See MPEP § 821.01.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

    This application currently names joint inventors. In considering patentability of

the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Application/Control Number: 10/083,261

Art Unit: 2871

3. Claims 1, 7-9, and 11-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gu et al. (U.S. Patent No. 5,920,084, hereinafter "Gu") in view of Murakami et al. (U.S. Patent No. 5,053,844, hereinafter "Murakami").

Page 3

4. As to claim 1, Gu discloses a thin film transistor array substrate comprising an insulating substrate (fig. 6, ref. 9), a first signal line (fig. 6, ref. 17) formed on the insulating substrate, a first insulating layer formed on the first signal line (fig. 6, ref. 21), a second signal line formed on the first insulating layer while crossing over the first signal line (fig. 6, ref. 13, 15), a thin film transistor (TFT) connected to the first and second signal lines (fig. 6, ref. 23), a second insulating layer formed on the TFT with a first contact hole (fig. 27) exposing predetermined electrode of the TFT and having a dielectric constant about 4.0 or less (abstract; col. 7, line 65 – col. 8, line 18), and a first pixel electrode (fig. 6, ref. 3) formed on the second insulating layer while being connected to the predetermined electrode of the TFT through the first contact hole (fig. 6, ref. 35; col. 10, line 66 – col. 11, line 5). Gu further discloses a TFT array substrate (abstract) as recited above with a second insulating layer formed with an a-Si layer.

However, the reference fails to specifically disclose a second insulating layer formed with an a-Si:C:O or a-Si:O:F layer.

Murakami discloses an insulating a-Si layer formed with an a-Si:O:F layer (fig. 8, ref. 403).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have formed a second insulating layer formed with an a-Si:C:O

or a-Si:O:F layer since one would be motivated to use these well known amorphous silicon materials to reduce the band gap thickness, which ultimately increases the intensity ratio, improves uniformity in structure, and maximizes color-sensing application (col. 2, lines 43-48).

5. As to claims 7-8, Gu discloses an a-Si TFT array substrate as recited above (abstract), however, the reference fails to specifically the a-Si layer being formed by a PECVD method.

Murakami discloses an a-Si TFT array substrate formed by a PECVD method using an oxide agent (col. 5, lines 6-11).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have an a-Si TFT array substrate formed by a PECVD method using an oxide agent since one would be motivated to reduce the band gap range to a level that optimizes sensitivity to light having short wavelengths (col. 6, lines 9-22). This is creates a more preferable range that ultimately increases the intensity ratio, improves uniformity in structure, and maximizes color-sensing application (col. 2, lines 43-48).

In addition, even though the product-by-process limitation "is formed through plasma enhanced chemical vapor deposition (PECVD)..." is recognized as limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior art product was made by a

Art Unit: 2871

different process. *In re Thorpe*, 227 USPQ 964, 966 (Fed. Cir. 1985). See also MPEP 2113.

Page 5

- 6. As per claim 9, Gu discloses a TFT array substrate as recited above where the second insulating layer has a dielectric constant of about 2 to about 4 (abstract; col. 7, line 65 col. 8, line 18).
- 7. Regarding claims 11-12, Gu discloses a TFT array substrate as recited above where the pixel electrode is made of an optically transparent and electrically conductive material such as ITO (col. 8, lines 21-22).
- 8. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Gu and Murakami in view of Dohjo et al. (U.S. Patent No. 5,646,756, hereinafter "Dohjo").

Gu discloses a TFT array substrate with a first insulating layer made of silicon nitride (col. 9, lines 58-64) and other materials with dielectric of 4 or less (col. 7, line 65 – col. 8, line 18) as recited above, however, the reference fails to specifically disclose a second bottom dielectric layer having a dielectric constant about 4 or less.

Dohjo discloses a TFT substrate having a first insulating layer with a top layer (fig. 1, ref. 20) made of silicon nitride and a bottom layer (fig. 1, ref. 16) made of a low dielectric material, such as SiOx, having a dielectric constant about 4 or less (col. 7, lines 20-30).

Application/Control Number: 10/083,261

Art Unit: 2871

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have a first insulating layer with a top layer formed of silicon nitride and a second bottom layer formed of a low dielectric material, such as SiOx, having a dielectric constant about 4 or less since one would be motivated to reduce vulnerability to the penetration of impurity ions into the transistor, which ultimately provides greater insulation for preventing deteriorated image quality (col. 3, lines 6-9; col. 2, lines 39-55).

Page 6

- 9. Claims 33, 37, 39-40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gu and Dohjo.
- 10. As to claim 33, Gu discloses a thin film transistor array substrate comprising an insulating substrate (fig. 6, ref. 9), a first signal line (fig. 6, ref. 17) formed on the insulating substrate, a first insulating layer formed on the first signal line (fig. 6, ref. 21), a second signal line formed on the first insulating layer while crossing over the first signal line (fig. 6, ref. 13, 15), a thin film transistor (TFT) connected to the first and second signal lines (fig. 6, ref. 23), a second insulating layer formed on the TFT with a first contact hole (fig. 27) exposing predetermined electrode of the TFT and having a dielectric constant about 4.0 or less (abstract; col. 7, line 65 col. 8, line 18), and a first pixel electrode (fig. 6, ref. 3) formed on the second insulating layer while being connected to the predetermined electrode of the TFT through the first contact hole (fig. 6, ref. 35; col. 10, line 66 col. 11, line 5). Gu further discloses a TFT array substrate

Art Unit: 2871

(abstract) as recited above with a second insulating layer formed with an a-Si layer and a TFT array substrate with a first insulating layer made of silicon nitride (col. 9, lines 58-64) and other materials with dielectric of 4 or less (col. 7, line 65 – col. 8, line 18).

However, the reference fails to specifically disclose a second bottom dielectric layer having a dielectric constant about 4 or less.

Dohjo discloses a TFT substrate having a first insulating layer with a top layer (fig. 1, ref. 20) made of silicon nitride and a bottom layer (fig. 1, ref. 16) made of a low dielectric material, such as SiOx, having a dielectric constant about 4 or less (col. 7, lines 20-30).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have a first insulating layer with a top layer formed of silicon nitride and a second bottom layer formed of a low dielectric material, such as SiOx, having a dielectric constant about 4 or less since one would be motivated to reduce vulnerability to the penetration of impurity ions into the transistor, which ultimately provides greater insulation for preventing deteriorated image quality (col. 3, lines 6-9; col. 2, lines 39-55).

11. As per claim 37, Gu discloses a TFT array substrate as recited above where the second insulating layer has a dielectric constant of about 2 to about 4 (abstract; col. 7, line 65 – col. 8, line 18).

Art Unit: 2871

12. Regarding claims 39-40, Gu discloses a TFT array substrate as recited above where the pixel electrode is made of an optically transparent and electrically conductive material such as ITO (col. 8, lines 21-22).

13. Claims 34-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gu and Dohjo in view of Murakami.

Gu and Dohjo disclose an a-Si TFT array substrate as recited above (abstract), however, the reference fails to specifically the a-Si layer being formed by a PECVD method.

Murakami discloses an a-Si TFT array substrate formed by a PECVD method using an oxide agent (col. 5, lines 6-11).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have an a-Si TFT array substrate formed by a PECVD method using an oxide agent since one would be motivated to reduce the band gap range to a level that optimizes sensitivity to light having short wavelengths (col. 6, lines 9-22). This is creates a more preferable range that ultimately increases the intensity ratio, improves uniformity in structure, and maximizes color-sensing application (col. 2, lines 43-48).

In addition, even though the product-by-process limitation "is formed through plasma enhanced chemical vapor deposition (PECVD)..." is recognized as limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the

Art Unit: 2871

prior art, the claim is unpatentable even though the prior art product was made by a different process. *In re Thorpe*, 227 USPQ 964, 966 (Fed. Cir. 1985). See also MPEP 2113.

14. Claims 10 and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gu, Murakami, and Dohjo in view of Sasano et al. (U.S. Patent No. 5,671,027, hereinafter "Sasano").

Gu et al. disclose a TFT array substrate as recited above where the first signal line is formed of alloys of Cr or Al (col. 10, lines 5-8).

However, the reference fails to specifically disclose that the first signal line includes a first and a second layer.

Sasano discloses a TFT substrate with a first signal line having a first layer (fig. 2a, ref. g1) made of Cr alloy (col. 13, lines 5-6) and a second layer (fig. 2a, ref. g2) made of Al alloy (col. 13, lines 18-19).

It would have been obvious to one of ordinary skill at the time the invention was made to have a first signal line having a first layer made of Cr alloy and a second layer made of Al alloy since one would be motivated to reduce short circuiting that leads to defects and deterioration (col. 1, lines 65-68) and to increase excellent display performance (col. 2, lines 16-18).

## Response to Arguments

Art Unit: 2871

15. Applicant's arguments with respect to claims 1-2, 7-9, and 10-12 have been considered but are most in view of the new ground(s) of rejection.

## Conclusion

16. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to George Y. Wang whose telephone number is 571-272-2304. The examiner can normally be reached on M-F, 8 am - 4:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert H. Kim can be reached on 571-272-2293. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2871

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

gw August 30, 2004

PRIMARY EXAMINER